(812) 309-78-59
(495) 223-46-76
ASTM F1211-89(1994)e1
Standard Specification for Semiconductor Device Passivation Opening Layouts
3 стр.
Заменен
Печатное изданиеЭлектронный (pdf)
81.12 $ (включая НДС 20%)
Разработчик:
Зарубежные/ASTM
Сборник (ASTM):
10.04 Electronics; Declarable Substances in Materials; 3D Imaging Systems; Additive Manufacturing Technologies / Электроника; Декларируемые вещества в материалах; Системы 3D-визуализации; Аддитивные технологии производства
Тематика:
Electronics
Описание
Область применения

1.1 This specification covers standard semiconductor device passivation opening layouts for various tape automated bonding interconnection technologies.

1.2 This specification establishes the nominal passivation opening dimensions, nominal passivation, opening spacing, nominal corner passivation opening offset, minimum scribe guard and minimum die size for the most common input/ output counts within each technology.

1.3 This specification is extendable to other interconnection technologies if the passivation opening and spacing are adjusted in such a way that the progression is not modified.

1.4 The values stated in SI units are to be regarded as the standard. The values given in parentheses are for information only.

Ключевые слова:
opening layouts; passivation; semiconductor devices