(812) 309-78-59
(495) 223-46-76
IEC 61691-3-3:2001 ed1.0
Behavioural languages - Part 3-3: Synthesis in VHDL
48 стр.
Отменен
Печатная копияЭлектронный (pdf)
442.26 CHF (включая НДС 20%)
Разработчик:
Зарубежные/IEC
ICS:
35.240.50 IT applications in industry. Including design automation / Применение информационных технологий в промышленности. Включая автоматизацию проектирования
Описание
This standard supports the synthesis and verification of hardware designs, by defining vector types for representing signed or unsigned integer values and providing standard interpretations of widely used scalar VHDL values. Includes package bodies, as described in annex A, which are available in electronic format either on a diskette affixed to the back cover, or as a downloadable file from the IEC Web Store.