The standard specifies the pre-layout delay calculation method for CMOS (Complementary metal oxide semiconductor) ASIC (Application-Specific Integrated Circuits) Libraries which contains cell based primitives and memories to be used during the pre-layout design phase of Logic simulation, Timing verification, and Logic synthesis.