Establishes a method for determining IC latch-up characteristics and to define latch-up failure criteria. Applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.